

Digital Electronics and Logic Design **Combinational Logic Analysis**

Dr. Jafar Saifeddin Jallad Dept. of Electrical Engineering

Palestine Technical University

Tulkaram, Palestine

Code Converters

BCD-to-Binary Conversion

The binary numbers representing the weights of the BCD bits are summed to produce the total binary number.

Let's examine an 8-bit BCD code (one that represents a 2-digit decimal number) to understand the relationship between BCD and binary. For instance, you already know that the decimal number 87 can be expressed in BCD as

		(MSB)		Binary Representation	(LSB)			
BCD Bit	BCD Weight	64	32	16	8			
A_0		Ω	Ω	θ	Ω	θ		
A_1				θ		θ		
A_2				Ω				
A_3				Ω				
B_0	10			Ω		θ		
B_1	20							
B_2	40			Ω				
B_3	80							

Binary representations of BCD bit weights.

EXAMPLE

Convert the BCD numbers 00100111 (decimal 27) binary.

Solution

Write the binary representations of the weights of all 1s appearing in the numbers, and then add them together.

 $16+8+2+1=27$

Convert the BCD numbers binary.

10011000 (decimal 98) to

Solution

Write the binary representations of the weights of all 1s appearing in the numbers, and then add them together.

 $64 + 32 + 2 = 98$

Exclusive-OR Logic

A \boldsymbol{X}

(b) ANSI distinctive shape symbol

(c) ANSI rectangular outline symbol

Binary-to-Gray and Gray-to-Binary Conversion

$$
1 - + \rightarrow 0 - + \rightarrow 1 - + \rightarrow 1 - + \rightarrow 0
$$
Binary
\n
$$
\downarrow \qquad \downarrow \qquad \downarrow \qquad \downarrow
$$
 1
\n
$$
1 \qquad 1 \qquad 0 \qquad 1 \qquad
$$
Gray

Four-bit Gray-tobinary conversion logic. Open file

The Half-Adder

A half-adder adds two bits and produces a sum and an output carry.

Recall the basic rules for binary addition as stated in Chapter 2.

Half Adder

$$
0 + 0 = 0
$$

$$
0 + 1 = 1
$$

$$
1 + 0 = 1
$$

 $1 + 1 = 10$

$$
S = x'y + xy'
$$

$$
C = xy
$$

A half-adder is represented by the logic symbol in Figure

The Full-Adder

Full Adder

A full-adder has an input carry while the half-adder does not.

y

10

 $m₂$

 $m₆$

1

11

 $m_{\rm t}$

 m_2

 \overline{z}

$$
S = x'y'z + x'yz' + xy'z' + xyz
$$

$$
C = xy + xz + yz
$$

Full Adder

$$
S = xy'z' + x'yz' + xyz + x'y'z
$$

\n
$$
= z'(xy' + x'y) + z(xy' + x'y')
$$

\n
$$
= z'(xy' + x'y) + z(xy' + x'y)'
$$

\n
$$
= z \oplus (x \oplus y)
$$

\n
$$
C = xy'z + x'yz + xy
$$

\n
$$
= z(xy' + x'y) + xy
$$

\n
$$
= z(x \oplus y) + xy
$$

Logic symbol for a full-adder.

Block diagram of a basic 2-bit parallel adder using two full-adders.

Determine the sum generated by the 3-bit parallel adder in Figure and show the intermediate carries when the binary numbers 101 and 011 are being added.

A 4-bit parallel adder.

(b) Logic symbol

4-BIT PARALLEL ADDER

Fixed-Function Device The 74HC283 and the 74LS283 are 4-bit parallel adders with identical package pin configurations. The logic symbol and package pin configuration are Go to *ti.com* for data sheet information. shown in Figure

The 74HC283/74LS283 4-bit parallel adder. D

Cascading of two 4-bit adders to form an 8-bit adder.

Half Subtractor

Full Subtractor:

Four-bit adder-subtractor (with overflow detection)

Unsigned NO. ➔ C bit detects a **carry** after addition or a **borrow** after subtraction. **Signed NO.** ➔V bit detects an **overflow**.

If $V = 0$ after an addition or subtraction, then no overflow occurred and then n-bit result is correct.

If $V = 1$, then the result of the operation contains $n + 1$ bits. but only the rightmost n bits of the number fit in the space available, so an overflow has occurred. The (n + 1) th bit is the actual **sign** and has been shifted out of position.

Two-bit by two-bit binary multiplier

Exclusive-OR Logic

A \boldsymbol{X}

(b) ANSI distinctive shape symbol

(c) ANSI rectangular outline symbol

2-Bit Comparator

A 2-bit comparator compares two binary numbers, each of two bits and produces their relation such as one number is equal or greater than or less than the other. The figure below shows the block diagram of a two-bit comparator which has four inputs and three outputs.

The first number A is designated as $A = A1A0$ and the second number is designated as B = B1B0. This comparator produces three outputs as G (G = 1 if A>B), E (E = 1, if A = B) and L ($L = 1$ if $A < B$).

The truth table of this comparator is shown below which depicting various input and output states.

Y1 = \overline{A} B \overline{C} \overline{D} \vee A \overline{B} \overline{C} \overline{D} \vee A B \overline{C} \overline{D} \vee A B \overline{C} \overline{D} \vee A B \overline{C} \overline{D}

 $Y2 = \overline{AB} \overline{C} \overline{D} \vee \overline{A} B \overline{C} D \vee A \overline{B} C \overline{D} \vee A B C D$

 $Y3 = \overline{AB} \overline{C} D \vee \overline{A} \overline{B} C \overline{D} \vee \overline{A} \overline{B} C D \vee \overline{A} B C \overline{D} \vee \overline{A} B C D \vee A \overline{B} C D$

The k-map simplification for the above truth table is as follows.

Four-bit magnitude comparator

General format: Binary number $A \rightarrow A_1 A_0$ Binary number $B \to B_1 B_0$

Logic diagram for equality comparison of two 2-bit numbers.

Logic symbol for a 4-bit comparator with inequality indication.

The 74HC85/74LS85 4-bit magnitude comparator.

Use 74HC85 comparators to compare the magnitudes of two 8-bit numbers. Show the comparators with proper interconnections.

An 8-bit magnitude comparator using two 74HC85s.

