



جامعة فلسطين التقنية - خضوري
Palestine Technical University - Kadoorie

Digital Electronics and Logic Design

Converting One Flip Flops to the other


Dr. Jafar Saifeddin Jallad

Dept. of Electrical Engineering

Palestine Technical University

Tulkaram, Palestine

Converting One Flip Flops (F.F1) to the other (F.F2)



Follow these **steps** for converting one flip-flop to the other.

- Consider the **characteristic table** of desired flip-flop.
- Fill the excitation values *inputs* of given flip-flop for each combination of present state and next state. The **excitation table** for all flip-flops is shown below.


Present State	Next State	SR flip-flop inputs		D flip-flop input	JK flip-flop inputs		T flip-flop input
Q_t	Q_{t+1}	S	R	D	J	K	T
0	0	0	x	0	0	x	0
0	1	1	0	1	1	x	1
1	0	0	1	0	x	1	1
1	1	x	0	1	x	0	0

- Get the **simplified expressions** for each excitation input. If necessary, use Kmaps for simplifying.
- Draw the **circuit diagram** of desired flip-flop according to the simplified expressions using given flip-flop and necessary logic gates.

D Flip-Flop to other Flip-Flop Conversions

Following are the three possible conversions of D flip-flop to other flip-flops.

- D flip-flop to T flip-flop
- D flip-flop to SR flip-flop
- D flip-flop to JK flip-flop



D flip-flop to T flip-flop conversion

Here, the given flip-flop is D flip-flop and the desired flip-flop is T flip-flop. Therefore, consider the following **characteristic table** of T flip-flop.

T flip-flop input	Present State	Next State
T	Q_t	Q_{t+1}
0	0	0
0	1	1
1	0	1
1	1	0

state and next state. The **excitation table** for all flip-flops is shown below.

Present State	Q_t	Next State	SR flip-flop inputs		D flip-flop input	JK flip-flop inputs		T flip-flop input
		Q_{t+1}	S	R	D	J	K	T
0	0	0	0	x	0	0	x	0
0	1	1	1	0	1	1	x	1
1	0	0	0	1	0	x	1	1
1	1	1	x	0	1	x	0	0

We know that D flip-flop has single input D. So, write down the excitation values of D flip-flop for each combination of present state and next state values. The following table shows the characteristic table of T flip-flop along with the **excitation input** of D flip-flop.

We know that D flip-flop has single input D. So, write down the excitation values of D flip-flop for each combination of present state and next state values. The following table shows the characteristic table of T flip-flop along with the **excitation input** of D flip-flop.

T flip-flop input	Present State	Next State	D flip-flop input
T	Q_t	Q_{t+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

$T \quad Q_n$

T	0	1
0	0 0	1 1
1	1 2	0 3

$$D = T\bar{Q}_n + \bar{T}Q_n$$

$$= T \oplus Q_n$$


From the above table, we can directly write the **Boolean function** of D as below.

$$D = T \oplus Q(t)$$

state and next state. The **excitation table** for all flip-flops is shown below.

Present State	Next State	SR flip-flop inputs		D flip-flop input	JK flip-flop inputs		T flip-flop input
Q_t	Q_{t+1}	S	R	D	J	K	T
0	0	0	x	0	0	x	0
0	1	1	0	1	1	x	1
1	0	0	1	0	x	1	1
1	1	x	0	1	x	0	0

So, we require a two input Exclusive-OR gate along with D flip-flop. The **circuit diagram** of T flip-flop is shown in the following figure.




- D Flip Flop to SR Flip Flop

D Flip Flop to S-R Flip Flop


Conversion Table

S-R Inputs		Outputs		D Input
S	R	Q _p	Q _{p+1}	
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	Invalid	Dont care	
1	1	Invalid	Dont care	

K-map



Logic Diagram



state and next state. The **excitation table** for all flip-flops is shown below.


Present State	Next State	SR flip-flop inputs		D flip-flop input		JK flip-flop inputs		T flip-flop input	
		S	R	D	J	K	T		
0	0	0	x	0	0	x	0		
0	1	1	0	1	1	x	1		
1	0	0	1	0	x	1	1		
1	1	x	0	1	x	0	0		

D Flip Flop to J-K Flip Flop


Conversion Table

J-K Input J K	Outputs		D Input
	Q _p	Q _{p+1}	
0 0	0	0	0
0 0	1	1	1
0 1	0	0	0
0 1	1	0	0
1 0	0	1	1
1 0	1	1	1
1 1	0	1	1
1 1	1	0	0

K-map



Logic Diagram




state and next state. The **excitation table** for all flip-flops is shown below.

Present State Q_t	Next State Q_{t+1}	SR flip-flop inputs		D flip-flop input D	JK flip-flop inputs		T flip-flop input T
		S	R		J	K	
0	0	0	x	0	0	x	0
0	1	1	0	1	1	x	1
1	0	0	1	0	x	1	1
1	1	x	0	1	x	0	0

SR Flip-Flop to other Flip-Flop Conversions

Following are the three possible conversions of SR flip-flop to other flip-flops.

- SR flip-flop to D flip-flop
- SR flip-flop to JK flip-flop
- SR flip-flop to T flip-flop




S-R Flip Flop to D Flip Flop


Conversion Table

D Input	Outputs		S-R Inputs	
	Q _p	Q _{p+1}	S	R
0	0	0	0	X
0	1	0	0	1
1	0	1	1	0
1	1	1	X	0

K-maps



Logic Diagram



state and next state. The **excitation table** for all flip-flops is shown below.




Present State	Next State	SR flip-flop inputs		D flip-flop input	JK flip-flop inputs		T flip-flop input
		S	R		J	K	
Q _t 0	Q _{t+1} 0	0	x	0	0	x	0
0	1	1	0	1	1	x	1
1	0	0	1	0	x	1	1
1	1	x	0	1	x	0	0

S-R Flip Flop to J-K Flip Flop

Conversion Table

J-K Inputs		Outputs		S-R Inputs	
J	K	Q _p	Q _{p+1}	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

Logic Diagram



K-Map

version of SR Flip Flop to T Flip Flop

1. Truth Table for T flip-flop

Input	Outputs	
T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0


2. Excitation Table for SR flip-flop

Outputs	Inputs		
Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0


3. Conversion Table

T	Q_n	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1

4. K-map Simplification




5. Circuit Design



JK Flip-Flop to other Flip-Flop Conversions

Following are the three possible conversions of JK flip-flop to other flip-flops.

- JK flip-flop to T flip-flop
- JK flip-flop to D flip-flop
- JK flip-flop to SR flip-flop



Conversion of JK Flip Flop to T Flip Flop

1. Truth Table for T Flip-Flop

Input	Outputs	
T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0



2. Excitation Table for JK Flip-Flop

Outputs		Inputs	
Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


3. Conversion Table

T	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1

4. K-map Simplification



5. Circuit Design





J-K Flip Flop to D Flip Flop


Conversion Table

D Input	Outputs		J-K Inputs	
	Q_p	Q_{p+1}	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	0	X	0

K-maps



Logic Diagram



Conversion of JK Flip-Flop to SR Flip-Flop

Step 1: Write the Truth Table of the Desired Flip-Flop

Here SR flip-flop is to be designed using JK flip-flop. Thus one needs to write the truth table for SR flip-flop.

Inputs		Outputs	
S	R	Present State, Q_n	Next State, Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	invalid	
1	1	invalid	

Step 2: Obtain the Excitation Table for the given Flip-Flop from its Truth Table

Excitation tables provide the details regarding the inputs which must be provided to the flip-flop to obtain a definite next state (Q_{n+1}) from the known current state (Q_n).

Truth Table for JK Flip-Flop

Inputs		Outputs	
J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Excitation Table for JK Flip-Flop

Outputs		Inputs	
Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Here the conversion table is obtained by filling-up the values of the J and K inputs for the given Q_n and Q_{n+1} , by referring to the excitation table.

Conversion Table

S	R	Q_n	Q_{n+1}	J	K
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	X	1
1	0	0	1	1	X
1	0	1	1	X	0
1	1	invalid		X	X
1	1	invalid		X	X

In this case, one needs to arrive at the logical expressions for the inputs J and K in terms of S, R and Q_n using suitable simplification technique like K-map.

		RQ _n				
		00	01	11	10	
S		0	0	X	X	0
1	4	5	7	X	6	
	1	X	X	X	X	


$$J = S$$

		RQ _n			
		00	01	11	10
S		X	0	1	X
1	X	4	5	7	6
	1	X	X	X	X

$$K = R$$

Step 5: Design the Necessary Circuit and make the Connections accordingly

Here neither additional circuit nor new connections are necessary.




J-K Flip Flop to S-R Flip Flop

Conversion Table

S-R Inputs		Outputs		J-K Inputs	
S	R	Q _p	Q _{p+1}	J	K
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	X	1
1	0	0	1	1	X
1	0	1	1	X	0
1	1	Invalid	Dont care		
1	1	Invalid	Dont care		

Logic Diagram



S	^{RQ_p}			
	00	01	11	10
0	0	X	X	0
1	4	5	7	6

J=S

S	^{RQ_p}			
	00	01	11	10
0	X	0	1	X
1	X	0	5	X

K-maps

K=R

T Flip-Flop to other Flip-Flop Conversions

Following are the three possible conversions of T flip-flop to other flip-flops.


- T flip-flop to D flip-flop
- T flip-flop to SR flip-flop
- T flip-flop to JK flip-flop

D flip-flop input	Present State	Next State	T flip-flop input
D	$Q(t)$	$Q(t+1)$	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

From the above table, we can directly write the Boolean function of T as below.

$$T = D \oplus Q(t)$$

So, we require a two input Exclusive-OR gate along with T flip-flop. The **circuit diagram** of D flip-flop is shown in the following figure.



Conversion of SR Flip Flop to JK Flip Flop

1. Truth Table for JK flip-flop

Inputs		Outputs	
J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



2. Excitation Table for SR flip-flop

Outputs		Inputs	
Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

3. Conversion Table

J	K	Q_n	Q_{n+1}	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

4. K-map Simplification



5. Circuit Design

