### NAND and NOR

As a universal gates

**Eng.**: Eman Abu Hani

# What are a Universal Gate And why NAND and NOR are

known as universal gates?

 A gate which can be use to create any Logic gate is called Universal Gate

 NAND and NOR are called Universal Gates because all the other gates can be created by using these gates

#### J


### **Proof for NAND gates**

 Any Boolean function can be implemented using AND, OR and NOT gates

 In the same way AND, OR and NOT gates can be implemented using NAND gates only,

## Implementation of NOT using NAND

A NOT gate is made by joining the inputs of a NAND gate together.



**Desired NOT Gate** 



**NAND Construction** 

Input	Output
0	1
1	0


## Implementation of AND using NAND

A NAND gate is an inverted AND gate.

An AND gate is made by following a NAND gate with

a NOT gate






Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1

## Implementation of OR gate using NAND

 If the truth table for a NAND gate is examined or by applying <u>De Morgan's Laws</u>, it can be seen that if any of the inputs are 0, then the output will be 1. To be an OR gate,




NAND Construction

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1

# Implementation of NOR gate using NAND


 A NOR gate is simply an inverted OR gate. Output is high when neither input A nor input B is high:



Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	0


# Implementation of XOR gate using NAND

 An XOR gate is constructed similarly to an OR gate, except with an additional NAND gate inserted such that if both inputs are high, the inputs to the final NAND gate will also be high,




MAMO	Canata	
MAND	Constru	ICUOI

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	0



## Implementation of XNOR gate using NAND

 An XNOR gate is simply an XOR gate with an inverted output:



**NAND Construction** 

Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	1

- MU+HIS = XMOr \* we can use calculation method to convert the gales who NAND gale Example (1): Convert AC+BD by using NAND gale only ? AC+BD = AC. BD nusing double negation 2) It expression must be intille SOP Sorm. example (2): (A+B) ( C(A+B) = AC+BC = SOP Sorm = AC+BC double neglian = Ac. BC & IS we convert the expression by using NAND Realitations (A+B).C

nat mon.mum gale

### **Proof for NOR gates**

 Like <u>NAND gates</u>, NOR gates are so-called "universal gates" that can be combined to form any other kind of <u>logic gate</u>. A NOR gate is logically an inverted OR gate

# Implementation of NOT gate using NOR


 NOT made by joining the inputs of a NOR gate.

A-T	$\sim \sim -1$	<b>_</b> 0
В		_~~

Output
1
0

### Implementation of OR gate using NOR

 The OR gate is simply a NOR gate followed by another NOR gate




Input A	Input B	Output Q
0	0	0
0	1	1
1.	0	1
1	1	1



**Desired Gate** 

# Implementation of AND gate using NOR

 an AND gate is made by inverting the inputs to a NOR gate.




**NOR Construction** 

Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1

# Implementation of NAND gate using NOR

A NAND gate is made using an AND gate in series with a

NOT gate:




Input A	Input B	Output Q
0	0	1
0	1	1
1	0	1
1	1	0

**NOR Construction** 

# Implementation of XOR gate using NOR


 An XOR gate is made by connecting the output of 3 NOR gates (connected as an AND gate) and the output of a NOR gate to the respective inputs of a NOR gate.



Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	0

# Implementation of XNOR gate using NOR

 An XNOR gate can be constructed from four NOR gates implementing the expression "(A NOR N) NOR (B NOR N) where N = A NOR B". This construction has a propagation delay three times that of a single NOR gate, and uses more gates.



Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	1

1- The expression must be in pos Sorm Example (1) (A+C) (B+D) using calculation (A+C)(B+D) = (A+C)+ (B+D) A (A+B). = A+B + = = A+B +C

#### 1.2.5 Representation of Switching Networks in NAND or NOR Technology

#### ☐ Experiment 1: Pseudo-tetrade monitoring

For tetradic codes (e. g. 8421-BCD code), a decimal number is converted into a 4-digit binary number (tetrade). Sixteen different combinations can be represented with one tetrade of which only 10 combinations are required. The combinations which cannot be assigned to decimal numbers are referred to as **pseudotetrades**.

In the experiment, a circuit is to be designed which produces a 1-signal at output Q when a pseudo-tetrade is applied to the inputs (pseudo-tetrade monitoring).

#### ☐ Experiment 1: Pseudo-tetrade monitoring

Decimal	Dual number			Q	
number	A (8)	B (4)	C (2)	D (1)	_ ~ _
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	О
3	0	0	1	1	0
4	0	1	0	0	О
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0
	1	0	1	0	1
	1	0	1	1	1
Pseudo-	1	1	0	0	1
tetrades	1	1	0	1	1
	1	1	1	0	1
	1	1	1	1	1

 $Q = A \overline{B} C \overline{D} \vee A \overline{B} C D \vee A B \overline{C} \overline{D} \vee A B \overline{C} D \vee A B C \overline{D} \vee A B C D$ 

 $=\quad A\;\overline{B}\;C\;(\overline{D}\vee D)\vee A\;B\;\overline{C}\;(\overline{D}\vee D)\vee A\;B\;C\;(\overline{D}\vee D)$ 

 $= \quad A \ (\overline{B} \ C \lor B \ \overline{C} \lor B \ C)$ 

 $= \quad A \ (\overline{B} \ C \lor B \ \overline{C} \lor B \ C \lor B \ \overline{C})$ 

 $= \quad A \ [C \ (B \lor \overline{B}) \lor B \ (\overline{C} \lor C)]$ 

 $Q = A(C \lor B)$ 





Fig. 1.2.5.1 Circuit



#### ☐ Experiment 2: NAND technology




Fig. 1.2.5.2 Circuit in NAND technology

$$Q = A (C \lor B) = A C \lor A B$$

$$\overline{Q} = \overline{A C \lor A B} = \overline{A C} \land \overline{A B}$$

$$\overline{\overline{Q}} = Q = \overline{\overline{A C} \land \overline{A B}}$$

Experiment(2) NAND technology P.20

Q: 
$$AB+AC$$
 — Sop Sorm

 $\overline{Q} = \overline{AB+AC}$ 
 $= \overline{AB+AC}$ 
 $= \overline{AB} \cdot \overline{AC}$ 
 $= \overline{AB} \cdot \overline{AC}$ 

#### ☐ Experiment 3: NOR technology




Fig. 1.2.5.3 Circuit in NOR technology

$$Q = A (B \lor C)$$

$$\overline{Q} = \overline{A (B \lor C)} = \overline{A} \lor \overline{B \lor C}$$

$$\overline{\overline{Q}} = Q = \overline{\overline{A} \lor \overline{B \lor C}}$$

#### 1.2.6 Equivalence

#### ☐ Experiment 1: Fundamental principles

Examine the circuit for equivalence.

#### ☐ Experiment 1: Fundamental principles





Fig. 1.2.6.1 Circuit symbol


Α	В	Q
0	0	1
0	1	0
1	0	0
1	1	1

Table 1.2.6.1 Value table

$$Q = \overline{A} \overline{B} \vee A B$$


#### Symbol





#### ☐ Experiment 2: 1-bit number comparator

Design the circuit of a 1-bit number comparator in which a greater-smaller comparison is also carried out in addition to equality of two 1-digit dual numbers P and Q.



#### ☐ Experiment 2: 1-bit number comparator

Р	Q	P>Q	P = Q	P <q< th=""></q<>
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

Table 1.2.6.2 Value table

P > Q: **P Q** 

P = Q:  $\overline{P} \overline{Q} \vee P Q$ 

P < Q: **P Q** 




Fig. 1.2.6.2 Circuit

#### 1.2.7 Antivalence

#### ☐ Experiment 1: Fundamental principles

#### **Experiment procedure:**

• Complete the value table (table 1.2.7.1) for the circuit shown in fig. 1.2.7.1.




Fig. 1.2.7.1

		_
Q = 1	$\overline{A \vee B} \vee \overline{A} \vee \overline{\overline{A} \vee B} \vee \overline{B}$	3
= 2	$\overline{\overline{A \vee B}} \wedge \overline{\overline{A}} \vee \overline{\overline{\overline{A} \vee B}} \wedge \overline{\overline{I}}$	3
=	$(A \lor B) \overline{A} \lor (A \lor B) \overline{B}$	5
= .	$A\overline{A} \lor \overline{A}B \lor A\overline{B} \lor B\overline{B}$	Б
Q =	ĀB ∨ AB̄	

Α	В	Q
0	0	0
0	1	1
1	0	1
1	1	0

Table 1.2.7.1 Value table





Fig. 1.2.7.2 Circuit symbol



2-input Ex-OR Gate