

NAND and NOR

As a universal gates

What are a Universal Gate And why NAND and NOR are known as universal gates?

- A gate which can be use to create any Logic gate is called Universal Gate
- NAND and NOR are called Universal Gates because all the other gates can be created by using these gates

Proof for NAND gates

- Any Boolean function can be implemented using AND, OR and NOT gates
- In the same way AND, OR and NOT gates can be implemented using NAND gates only,

Implementation of NOT using NAND

A NOT gate is made by joining the inputs of a NAND gate together.



Desired NOT Gate




NAND Construction

Input	Output
0	1
1	0

Implementation of AND using NAND


- A NAND gate is an inverted AND gate.
- An AND gate is made by following a NAND gate with a NOT gate



Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1

Implementation of OR gate using NAND

- If the truth table for a NAND gate is examined or by applying [De Morgan's Laws](#), it can be seen that if any of the inputs are 0, then the output will be 1. To be an OR gate,




NAND Construction

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1

Implementation of NOR gate using NAND

- A NOR gate is simply an inverted OR gate. Output is high when neither input A nor input B is high:




NAND Construction

Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	0

Implementation of XOR gate using NAND



- An XOR gate is constructed similarly to an OR gate, except with an additional NAND gate inserted such that if both inputs are high, the inputs to the final NAND gate will also be high,



NAND Construction


Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	0

1) XOR ($A\bar{B} + \bar{A}B$):-



Implementation of XNOR gate using NAND

- An XNOR gate is simply an XOR gate with an inverted output:




NAND Construction

Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	1

- $A \oplus B = A \text{ XOR } B$

XX we can use calculation method to convert the gates into NAND gate
example (1): Convert $AC + BD$ by using NAND gate only?

$\overline{\overline{AC + BD}} = \overline{\overline{AC} \cdot \overline{BD}}$



- 1) using double negation
- 2) the expression must be in ~~in~~ SOP form.


example (2): $(A + B)C$

$C(A + B) = AC + BC \Rightarrow$ SOP form
 $= \overline{\overline{AC + BC}}$ double negation
 $= \overline{\overline{AC} \cdot \overline{BC}}$



if we convert the expression by using NAND Realization

$(A+B) \cdot C$
 OR AND




5 gates not minimum gate

Proof for NOR gates

- Like [NAND gates](#), NOR gates are so-called "universal gates" that can be combined to form any other kind of [logic gate](#). A NOR gate is logically an inverted OR gate

Implementation of NOT gate using NOR


- NOT made by joining the inputs of a NOR gate.



Input	Output
0	1
1	0

Implementation of OR gate using NOR

- The OR gate is simply a NOR gate followed by another NOR gate




Desired Gate

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1

Implementation of AND gate using NOR

- an AND gate is made by inverting the inputs to a NOR gate.




NOR Construction

Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1



Implementation of NAND gate using NOR

- A NAND gate is made using an AND gate in series with a NOT gate:




Input A	Input B	Output Q
0	0	1
0	1	1
1	0	1
1	1	0

NOR Construction

Implementation of XOR gate using NOR

- An XOR gate is made by connecting the output of 3 NOR gates (connected as an AND gate) and the output of a NOR gate to the respective inputs of a NOR gate.




NOR Construction

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	0

Implementation of XNOR gate using NOR

- An XNOR gate can be constructed from four NOR gates implementing the expression " $(A \text{ NOR } N) \text{ NOR } (B \text{ NOR } N)$ " where $N = A \text{ NOR } B$ ". This construction has a propagation delay three times that of a single NOR gate, and uses more gates.




NOR Construction

Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	1

we can use calculation method to convert the gates into NOR gate
1- the expression must be in pos form

example (1) $(A+C)(B+D)$ using calculation

$$\overline{\overline{(A+C)(B+D)}} \\ = \overline{\overline{(A+C)} + \overline{(B+D)}}$$



example (2) $(A+B)\bar{C}$

$$\overline{\overline{(A+B)} \cdot \bar{C}} = \overline{\overline{A+B} + \bar{C}} = \overline{\overline{A+B} + C}$$



1.2.5 Representation of Switching Networks in NAND or NOR Technology

□ Experiment 1: Pseudo-tetrad monitoring

For tetradic codes (e. g. 8421-BCD code), a decimal number is converted into a 4-digit binary number (tetrad). Sixteen different combinations can be represented with one tetrad of which only 10 combinations are required. The combinations which cannot be assigned to decimal numbers are referred to as **pseudo-tetrades**.

In the experiment, a circuit is to be designed which produces a 1-signal at output Q when a pseudo-tetrad is applied to the inputs (pseudo-tetrad monitoring).

□ Experiment 1: Pseudo-tetrad monitoring

Decimal number	Dual number				Q
	A (8)	B (4)	C (2)	D (1)	
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0
Pseudo-tetrades	1	0	1	0	1
	1	0	1	1	1
	1	1	0	0	1
	1	1	0	1	1
	1	1	1	0	1
	1	1	1	1	1

$$\begin{aligned}
 Q &= \bar{A}\bar{B}\bar{C}\bar{D} \vee \bar{A}\bar{B}C\bar{D} \vee \bar{A}B\bar{C}\bar{D} \vee \bar{A}B\bar{C}D \vee \bar{A}BC\bar{D} \vee \bar{A}BCD \\
 &= \bar{A}\bar{B}(\bar{D} \vee D) \vee \bar{A}B\bar{C}(\bar{D} \vee D) \vee \bar{A}BC(\bar{D} \vee D) \\
 &= \bar{A}(\bar{B}\bar{C} \vee B\bar{C} \vee BC) \\
 &= \bar{A}(\bar{B}\bar{C} \vee B\bar{C} \vee BC \vee B\bar{C}) \\
 &= \bar{A}[C(B \vee \bar{B}) \vee B(\bar{C} \vee C)] \\
 Q &= \bar{A}(C \vee B)
 \end{aligned}$$






Fig. 1.2.5.1 Circuit



$$\begin{aligned}
 Q &= AB + AC \\
 &= A(B + C)
 \end{aligned}$$



Experiment 2: NAND technology




Fig. 1.2.5.2 Circuit in NAND technology

$$Q = A(C \vee B) = AC \vee AB$$

$$\bar{Q} = \overline{AC \vee AB} = \overline{AC} \wedge \overline{AB}$$

$$\bar{\bar{Q}} = Q = \overline{\overline{AC} \wedge \overline{AB}}$$


Experiment (2) NAND technology P. 20

$$Q = AB + AC \Rightarrow \text{SOP form}$$

$$\bar{Q} = \overline{AB + AC}$$

$$\bar{\bar{Q}} = \overline{\overline{AB + AC}}$$

$$= \overline{AB} \cdot \overline{AC}$$



Experiment 3: NOR technology




Fig. 1.2.5.3 Circuit in NOR technology

$$Q = A(B \vee C)$$

$$\bar{Q} = \overline{A(B \vee C)} = \bar{A} \vee \overline{B \vee C}$$


$$\bar{\bar{Q}} = Q = \overline{\bar{A} \vee \overline{B \vee C}}$$

Experiment 3: NOR technology P. 21

$$Q = A(B + C) \Rightarrow \text{POS form}$$

$$\bar{Q} = \overline{A(B + C)}$$

$$\bar{\bar{Q}} = \overline{\overline{A(B + C)}} = \overline{\bar{A} + \overline{B + C}}$$



1.2.6 Equivalence

Experiment 1: Fundamental principles

Examine the circuit for equivalence.

Experiment 1: Fundamental principles





Fig. 1.2.6.1 Circuit symbol

A	B	Q
0	0	1
0	1	0
1	0	0
1	1	1


Table 1.2.6.1 Value table

$$Q = \bar{A}\bar{B} \vee AB$$

Symbol




2-input Ex-NOR Gate



Experiment 2: 1-bit number comparator

Design the circuit of a 1-bit number comparator in which a greater-smaller comparison is also carried out in addition to equality of two 1-digit dual numbers P and Q.



Experiment 2: 1-bit number comparator

P	Q	P > Q	P = Q	P < Q
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

Table 1.2.6.2 Value table

$$\begin{aligned}
 P > Q: & \quad P \bar{Q} \\
 P = Q: & \quad \bar{P} \bar{Q} \vee P Q \\
 P < Q: & \quad \bar{P} Q
 \end{aligned}$$




Fig. 1.2.6.2 Circuit

1.2.7 Antivalence

❑ Experiment 1: Fundamental principles

Experiment procedure:

- Complete the value table (table 1.2.7.1) for the circuit shown in fig. 1.2.7.1.




Fig. 1.2.7.1

$$\begin{aligned}
 Q &= \overline{A \vee B} \vee \overline{A \vee B} \vee \overline{A \vee B} \vee \overline{A \vee B} \\
 &= \overline{A \vee B} \wedge \overline{A \vee B} \wedge \overline{A \vee B} \wedge \overline{A \vee B} \\
 &= (A \vee B) \overline{A} \vee (A \vee B) \overline{B} \\
 &= A \overline{A} \vee \overline{A} B \vee A \overline{B} \vee B \overline{B} \\
 Q &= \overline{A} B \vee A \overline{B}
 \end{aligned}$$

<i>A</i>	<i>B</i>	<i>Q</i>
0	0	0
0	1	1
1	0	1
1	1	0

Table 1.2.7.1 Value table





Fig. 1.2.7.2 Circuit symbol

Symbol



2-input Ex-OR Gate