Arithmetic Circuits

Subtractor

Eng. : Eman Abu Hani

BINARY SUBTRACTOR

RULES FOR BINARY SUBTRACTION

0 - 0 = 0 0 - 1 = 1 with borrow 1 1 - 0 = 11 - 1 = 0

NOTE: In the second case (0-1) it is necessary to borrow a 1.

TYPES OF BINARY SUBTRACTOR

- Half Subtractor
- Full Subtractor

Half Subtractor:

- It is a combinational circuit with two inputs and two outputs (difference and borrow)
- Two inputs are X (minuend), Y (subtrahend) and two outputs are D (difference) and B (borrow out).
- It is used to perform subtraction of two bits.

Half subtractor truth table :

K-Map for difference (D)

INP	UTS	OUTPUTS				
Minuend (A)	Subtrahend (B)	Difference (D)	Borrow (B ₀)			
0	0	0	0			
0	1	1	1			
1	0	1	0			
1	1	0	0			



K-Map for Borrow Output (B₀)



From K-maps

$$D = \overline{A}B + A\overline{B}$$
$$B = \overline{A}B$$

Half subtractor circuit diagram





BLOCK DIAGRAM:

Fig. 6.2.4.2 Circuit 2



DISADVANTAGE OF HALF SUBTRACTOR:

Half subtractor can only perform the subtraction of two binary bits. But

while performing the subtraction, it does not take into account the borrow of the lower significant stage.

HALF SUBTRACTOR USING BASIC GATES:



Full Subtractor

 When there is a situation where the minuend and subtrahend number contains more significant bit, then the **borrow** bit which is obtained from the subtraction of 2-bit binary digits is subtracted from the next higher order pair of bits. In such situation, the subtraction involves the operation of 3 bits. Such situation of subtraction can't handle by a simple half subtractor. So, <u>combining two half subtractor</u> we can form another combinational circuit which can perform this type of operation. This circuit is known as the full subtractor. So we can define full subtractor as a combinational circuit which takes three inputs and produces two outputs difference and borrow. Below is the truth table of the full subtractor, we have used three input variables X, Y and Z which refers to the term minuend, subtrahend and borrow bit respectively. The two outputs difference and borrow are named as D and B respectively.



Full subtractor truth table

	Inputs	Outputs			
М	S	E ₁	D	E ₂	
0	0	0	0	0	
0	0	1	1	1	
0	1	0	1	1	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	0	
1	1	0	0	0	
1	1	1	1	1	



Fig. 6.2.5.1 KV diagram for D

 $\mathsf{D} = \overline{\mathsf{M}} \,\overline{\mathsf{S}} \,\mathsf{E}_1 \lor \overline{\mathsf{M}} \,\mathsf{S} \,\overline{\mathsf{E}}_1 \lor \mathsf{M} \,\overline{\mathsf{S}} \,\overline{\mathsf{E}}_1 \lor \mathsf{M} \,\mathsf{S} \,\mathsf{E}_1$



Fig. 6.2.5.2 KV diagram for E₂

 $E_2 = \overline{M} E_1 \vee \overline{M} S \vee E_1 S$

Full subtractorcircuit diagram



• Equation for a borrow output is resembles the carry output of full adder except that one of the input is complemented.

• Equation for D is same as the sum of output for a full adder.

design 1 bit full subtractor by using two half subtractor

 $D = M - S - E_1$

The difference of M - S is formed by the first semi subtractor and the resulting sub-difference forms the result of the subtraction with E_1 .



design 1 bit full subtractor by using half adder and half subtractor

Difference = minuend - (subtrahend + borrow)

 $D = M - (S + E_1)$

The sum of S + E₁ is formed by a **semi** adder, the resultant **subtotal** then allows the **difference** to be formed with a **semi subtractor**.



6.1.5 Subtractor for Dual Numbers

In arithmetic units the subtraction is converted into an addition by adding the complement of the subtrahend Q to the minuend P.

	7		minuend P								
	5		subtrahend Q								
+	2		rea	sult	$\boldsymbol{\Sigma}$ with	sign	"+"				
Þ		0	1	1	1						
2		õ	4	ĥ.	4						
1.00		<u> </u>		· · ·	•						

The 2s complement of Q is formed by inverting every bit (1s complement) and then adding a "1".

of Q

The carry produced in the complement addition is not part of the subtraction result but can be used for sign evaluation.

Since a positive sign is represented by a "0" in binary coded numbers, the carry must be negated in the circuit.

Fig. 6.1.5.1 shows the subtracting circuit when the minuend is greater than the subtrahend.



Fig. 6.1.5.1 Minuend > subtrahend

The 2s complement is formed by interconnection of CI and CO.

If the result of a subtraction is negative, 2s complement formation must also take place at the output:

- 5 minuend P
- 7 subtrahend Q
- 2 result Σ with sign "-"
- 0 1 0 1 Ρ Q 0 1 1 1 Q 1000 + 1001 2s complement of Q 0 1 0 1 Р 2s complement + 1 0 0 1 01110 2s complement of result Σ

Fig. 6.1.5.2 shows the subtraction circuit when the minuend is smaller than the subtrahend.

In the circuit in fig. 6.1.5.2, addition of the "1" is omitted because it would have to be done at the input and the output.



Fig. 6.1.5.2 Minuend < subtrahend

P-Q	СІ	P ₃	P ₂	P ₁	P ₀	Q3	Q2	Q1	Q ₀	Σ3	Σ2	Σ1	Σ0	со
7 - 5	1	0	1	1	1	0	1	0	1	0	0	1	0	1
5 - 3	1	0	1	0	1	0	0	1	1	0	0	1	0	1
7 - 4	1	0	1	1	1	0	1	0	0	0	0	1	1	1
9 - 9	1	1	0	0	1	1	0	0	1	0	0	0	0	1

Table 6.2.6.1